The Alma Technologies LJPEG-E IP Core implements the Lossless JPEG compression in a very compact, high-performance and stand-alone package.
It supports up to 16-bit per component Numerically Lossless encoding and is ideal for image and video compression applications where
bit-by-bit accurate reproduction of an image is essential, while the amount of compression needed is very low.
The LJPEG-E conforms to the spatial (sequential) lossless encoding mode (SOF3) of the ISO/IEC 10918-1 standard (CCITT T.81 recommendation).
Rather than the Discrete Cosine Transform (DCT) functions used for lossy JPEG compression - which introduce round-off errors - Lossless JPEG
employs a predictor function and compresses images by encoding the prediction error with no information loss.
The LJPEG-E core is designed with simple, fully flow-controllable and FIFO-like, streaming input and output interfaces.
Being carefully designed, rigorously verified and silicon-proven, the LJPEG-E is a compact, reliable and easy-to-use and integrate IP.
Clear text VHDL or Verilog RTL source for ASIC designs, or pre-synthesized and verified Netlist
for Altera, Lattice, Microsemi and Xilinx FPGA and SoC devices
Release Notes, Design Specification and Integration Manual documents
Bit Accurate Model (BAM) and test vector generation binaries, including sample scripts
Self checking testbench environment, including sample BAM generated test cases
Simulation and sample Synthesis (for ASICs) or Place & Route (for FPGAs) scripts