Scalable UHD H.264 Encoder − Ultra-High Throughput, Intra frames (IDR) encoding
The Alma Technologies UHT-H264E-IDR IP core is a scalable ultra-high throughput H.264 encoder. It is designed to enable 4K UHD resolutions in power- and cost-effective FPGA and ASIC implementations. The UHT-H264E-IDR is an Intra frames (IDR) encoder and has the smallest silicon footprint of all our UHT H.264 IP cores. This encoder is most suitable for applications requiring high video quality in relatively low compression ratio working range. Encapsulating the longstanding Alma Technologies expertise with H.264, the encoder offers perceptually optimized image quality and includes valuable technology, such as its high-quality low-latency encoding, using deep sub-frame bitrate regulation.
The UHT-H264E-IDR can be configured to support Baseline, Main and High profiles, 4:2:0 and 4:2:2 chroma sampling, and up to 12-bit per component color depth. It can be also used for high frame rate SD to Full HD interlaced or progressive video encoding. The core is very easy-to-use and integrate in a system. It is an autonomous, CPU/GPU-less, complete H/W implementation, accepting video input in standard raster scanned interleaved order and producing ready-to-use H.264 NAL byte-stream output.
The UHT-H264E-IDR is based on a scalable architecture that uses a configurable number of internal, parallel processing, engines. This is done in a way which is totally transparent to the system utilizing the IP, abstracting all the parallelization complexity from the rest SoC design and operation. In addition to the configurable number of internal engines that matches the throughput requirements to the available silicon speed, the encoder can be further fine-tuned before synthesis to save silicon area by removing features that are not needed in a certain implementation.
The UHT-H264E-IDR core implements a simple and flexible, requests based, external memory interface with independent read and write data paths. The external memory I/F is also designed to be tolerant to memory delays and latencies, which may be present in a shared memory system architecture.
Being carefully designed and rigorously verified the UHT-H264E-IDR is a reliable and easy-to-use and integrate IP.
Clear text VHDL RTL source for ASIC designs, or pre-synthesized and verified Netlist for Intel, Lattice, Microsemi and Xilinx FPGA and SoC devices
Release Notes, Design Specification and Integration Manual documents
Bit Accurate Model (BAM) and test vector generation binaries, including sample scripts
Self-checking testbench environment, including sample BAM generated test cases
Simulation and sample Synthesis (for ASICs) or Place & Route (for FPGAs) scripts