SHA1
SHA-1 IP Core Secure Hash Function
|
|
|
|
The
The core is composed of two main units, the SHA1 Engine and the Padding Unit
as shown in the block diagram. The SHA1 Engine applies the
SHA1 loops on a single 512-bit message block, while the Padding Unit splits the input message into
512-bit blocks and performs the message padding on the last block of the message.
The processing of one 512-bit block is performed in 82 clock cycles and the bit-rate
achieved is 6.24Mbps / MHz on the input of the SHA1 core.
The SHA1 core is equipped with easy to use fully stallable interfaces both for input and output. These are designed to permit the user's application to stop the data stream from the core when it is not able to receive data or to stop the input stream towards the core according to data arrival rate.
IP Deliverables
Clear text VHDL RTL source for ASIC designs, or pre-synthesized and verified Netlist for FPGA and SoC devices
Release Notes, Design Specification and Integration Manual documents
Bit Accurate Model (BAM) and test vector generation binaries, including sample scripts
Self checking testbench environment, including sample BAM generated test cases
Simulation and sample Synthesis (for ASICs) or Place & Route (for FPGAs) scripts
