Get in Touch With Us
Related Material
Login Or Register
Get in Touch With Us
category banner


Scalable Ultra-High Throughput H.264 Encoder − Intra Frames (IDR) Encoding

Get a Quote


UHT-H264E-IDR Symbol | Alma Technologies


Standard Compliant and Standalone Operation

Intra frames (IDR) only encoder with full compliance to the ITU-T H.264 specification

Constrained Baseline, Main, High 10 intra, High 4:2:2 intra, and High 4:4:4 intra (12 bit 4:2:2 or 4:2:0) profiles encoding

4:2:0 and 4:2:2 YCbCr digital video input

8-, 10- and 12-bit per component color depth encoding

ITU-T H.264 Annex B compliant NAL byte-stream output

Profile Level up to 5.2

No host CPU assisted, autonomous operation

Advanced H.264 Implementation

Perceptually optimized Image Quality

Ultra-High throughput using scalable and transparent parallel processing

Advanced Intra prediction

All 4 Intra 16x16 prediction modes

All 4 Intra Chroma prediction modes

All 9 Intra 4x4 prediction modes

CABAC or CAVLC entropy coding

CQP - VBR encoding mode

CBR encoding mode

One frame algorithmic encoding latency

Deep sub-frame bitrate regulation for zero additional latency contribution to the end-to-end latency

On-the-fly bitrate changes supported

Multiple slices per frame encoding

Smooth System Integration

Full abstraction of the internal implementation details and the H.264 complexity from the top level I/O and its operation

Simple, microcontroller like, programming interface

High-speed, flow controllable, streaming I/O data interfaces

Simple and FIFO like

Avalon-ST compliant (ready latency 0)

AXI4-Stream compliant

Low requirements in external memory bandwidth

Flexible external memory interface

Independent of external memory type

Tolerant to latencies

Allows for shared memory access

Can optionally operate on independent clock domain

Trouble-Free Technology Map and Implementation

Fully portable, self-contained RTL source code

Strictly positive edge triggered design

D-type only Flip-Flops

Safe CDC transfers when using more than one clock domain

No special timing constraints required

No false or multi-cycle paths within the same clock domain

No CDC transfers that need to be constrained (all CDC paths can be excluded)

« DescriptionDownloads »

¿ Page Top
© 2001-2023 Alma Technologies S.A.   All Rights Reserved.
Alma Technologies® is a trademark of Alma Technologies S.A. in the U.S., E.U. and/or other countries.
All other trademarks are the property of their respective owners.