category banner

JPEG2K-E

JPEG 2000 Encoder - Up to 16-bit per Component Lossy & Numerically Lossless Image & Video Compression

Description
Specifications
Downloads
Get a Quote

Symbol


JPEG2K-E Symbol | Alma Technologies


Features

ISO/IEC 15444-1 JPEG 2000 Image Coding System Compliance

Up to 65535 x 65535 image resolution

Up to 8192 x 8192 tile resolution

1, 3 and 4 component images

Up to 16-bit per component

4:4:4, 4:2:2, 4:1:1 and 4:2:0 chroma sampling formats

Numerically lossless or lossy compression

Advanced rate control engine

Single or multiple quality layers encoding

CPRL or LRCP (single component only) progression order

Error resilient encoding features

Standard compliant code stream (JPC) or file (JP2) output


Programmable JPEG 2000 Encoding Options

Image and pixel input format (frame and tile size, number of components, pixel depth, chroma sampling format, and input scan order)

Wavelet filter type (5/3 or 9/7) and number of wavelet transform levels

Code-block size (64 or 32 or 16 on each dimension)

Quantization tables

Entropy coding switches (reset, segmark)

Number of quality layers (single component only, up to 30)

Output bitrate (per quality layer)

Progression order and JPEG 2000 output format (proprietary or JPC or JP2)


Smooth System Integration

Full abstraction of the internal implementation details and the JPEG 2000 complexity from the IP top level I/O and its operation

Simple, microcontroller like, programming interface

High-speed, flow controllable, streaming I/O data interfaces

Simple and FIFO like

Avalon-ST compliant (ready latency 0)

AXI4-Stream compliant

Low requirements in external memory bandwidth

Flexible external memory interface

Independent of external memory type

Tolerant to latencies

Allows for shared memory access

Can optionally operate on independent clock domain


Trouble-Free Technology Map and Implementation

Fully portable, self-contained RTL source code

Strictly positive edge triggered design

D-type only Flip-Flops

Safe CDC transfers when using more than one clock domain

No special timing constraints required

No false or multi-cycle paths within the same clock domain

No CDC transfers that need to be constrained (all CDC paths can be excluded)



 Page Top
© 2001-2017 Alma Technologies S.A.   All Rights Reserved.
Alma Technologies® is a trademark of Alma Technologies S.A. in the U.S., E.U. and/or other countries.
All other trademarks are the property of their respective owners.
windows logo
linux logo
keys icon